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A modular approach to next generation Qucs:
presentation topics
 Background and timeline 
 Next generation Qucs
Qucs - a modular approach
But why plug-ins?




 Qucs-S (Qucs for SPICE)
Qucs-S: a FOSS circuit simulator formed from the Qucs GUI plus Xyce simulation engine 
Compact device modeling: Equation Defined Device model and Verilog-A  module development
 Merging Qucs(Qt5) GUI and Qucs-S
Qucs(Qt5)/Xyce schematic symbols and models
Evolving Qucs(Qt5)/Xyce modeling and simulation capabilities
 Summary
 References
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A modular approach to next generation Qucs:
               background and timeline
3
A modular approach to next generation Qucs:
               Qucs – a modular approach
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A modular approach to next generation Qucs:
                      But why plug-ins?
5
A modular approach to next generation Qucs:
       Comparison and plans - exemplified
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A modular approach to next generation Qucs:
                        Intended plug-ins
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A modular approach to next generation Qucs:
                       Library design
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A modular approach to next generation Qucs:
                         Qt5 benefits
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A modular approach to next generation Qucs:
                         Development
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A modular approach to next generation Qucs:
            Feature preview: Explicit nets
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A modular approach to next generation Qucs:
                       Finally - Qucs-S
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 A modular approach to next generation Qucs:
         Qucs-S  = Qucs GUI plus Xyce
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A modular approach to next generation Qucs:
   Equation Defined Device (EDD) models 1
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A modular approach to next generation Qucs:
     Equation Defined Device (EDD) models 2
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A modular approach to next generation Qucs:
 EDD models translated to Verilog-A modules
       A modular approach to next generation Qucs: 
Synthesis of Qucs-S schematics to Verilog-A modules
  Subcircuit 
components
Synthesis
Verilog-A module code 17
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       A modular approach to next generation Qucs: 
Qucs/Qucs-S/Xyce Verilog-A compact device modeling
  A modular approach to next generation Qucs: 
Qucs(Qt5)/Xyce schematic symbols and models 1
           Qucs(Qt5) user loadable component and device test library for Xyce
Points to note: 1. Component and device models are no longer hard wired into Qucs.
                        2.  Xyce SPICE dialect becomes the Qucs(Qt5)/Xyce netlist format.
                        3.  The body of each schematic symbol holds defining Xyce SPICE code  
Basic test library for Xyce
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  A modular approach to next generation Qucs: 
Qucs(Qt5)/Xyce schematic symbols and models 2
Non-linear cap: Algebraic equation
passed  as  a parameter that is a
function  of  internal nodes p1, p2
Parameters (equivalent to variables):
alpha, beta and dcsweep  can be
changed during simulation.
 dcsweep value




  A modular  approach to  next generation Qucs: 





Qucs/Xyce generated SPICE netlist











       A modular  approach to  next generation Qucs:
Simulation with CMC Verilog-A standardised device models 
Problem: Xyce nested .dc sweep data output is a continuous list
22
  A modular  approach to  next generation Qucs:
Evolving Qucs(Qt5)/Xyce  simulation capabilities 1
S parameter analysis
0.1V <= dcsweep <= 0.3V
0.45V <= dcsweep <= 0.55V
23
  A modular  approach to  next generation Qucs:
Evolving Qucs(Qt5)/Xyce  simulation capabilities 2
Harmonic Balance analysis
V0 (dc)=0.15V, Va(ac)=0.05V peak
V0 (dc)=0.15V, Va(ac)=0.1V peak V0 (dc)=0.15V, Va(ac)=0.2V peak 24
QucsStudio and Qucs-S Verilog-A compact device modeling 
Summary
This presentation introduced the background, concepts and current progress 
in developing a modular Qt5 version of Qucs, which is
● easy to maintain
● makes extensive use of plugins
● and is driven by discipline and user needs 
The package is in it’s early stages of development and it is envisaged that the first
general release will not before the end of 2021.
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QucsStudio and Qucs-S Verilog-A compact device modeling -
 References
Qucs (0.0.19/20): https://github.com/Qucs/qucs/
Download - version (Linux, Windows or Mac) as required 
from home page.  
Qucs-S (0.0.22):  Qucs with SPICE - https://ra3xdh.github.io/;
Download – version (Linux or Windows) as required from home page.
Xyce: https://xyce.sandia.gov/;
Download - version (Linux, Windows or Mac) as required 
from home page.
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